Portrait — replace assets/profile.svg with your profile.jpg VEYSEL ERÇAĞLAR

Electrical engineering · Photonics PhD (ongoing)

VEYSEL ERÇAĞLAR Electronics & Photonics

Building bridges between analog electronics and integrated photonics. From deep-level multiphysics simulation and RF IC design to physical cleanroom fabrication and testing.

  • Silicon Photonics
  • RFIC Design
  • Electronic-Photonic Co-Design (EPCD)
  • High-Speed Analog
  • Nanofabrication
Email GitHub LinkedIn

Experience & Education

A dual track of deep-tech academic research and physical hardware engineering.

Professional

  1. April 2023 — present

    Photonic Integration Engineer (PhD Researcher)

    Huawei Technologies Düsseldorf GmbH

    Designed and fabricated LCOS (Liquid Crystal on Silicon) nanostructured photonic devices integrated on CMOS backplanes for Wavelength Selective Switches (WSS).

  2. December 2025 — present

    Independent EPCD Architect

    Independent Tapeout Projects

    Architecting a complete Electronic Photonic Co-Design (EPCD) high speed 130nm SiGe BiCMOS analog front end targeting 56GBaud PAM4 400G and 800G intra datacenter interconnects.

  3. October 2021 — December 2022

    Research & Development Operations Associate

    Türk Telekomünikasyon A.Ş.

    Conceptualized photonic alternatives to conventional RF solutions for FTTR and 5G distribution, with a focus on tunable metasurfaces for dynamic beam steering and signal absorption at the physical layer.

Academic

  1. Expected October 2026

    PhD, Physics

    Ludwig-Maximilians-Universität München

    Dynamic resonant metasurfaces based on LCoS technology.

  2. September 2022

    M.S., Electrical & Electronics Engineering

    Bilkent University

    Tunable van der Waals-based metasurfaces for perfect absorption, sensing, radiative heat transfer, beam splitting and 5G/beyond applications.

  3. June 2019

    B.S., Electrical & Electronics Engineering

    Antalya Bilim University

Tooling & domains

  • High Speed Analog Front Ends (TIA, Differential Drivers)
  • Silicon Photonics and SiGe BiCMOS PDK Layout
  • 3D EM and Mixed Signal Circuit Simulation Workflows
  • Cleanroom Nanofabrication (EBL, ICP RIE) and LCoS Integration

The Hardware Repository

Tracking the exact progression from theoretical EPCD architecture to physical silicon. Review the schematics, component models, and tapeout milestones.

112G EPCD Analog Front-End

Architecting the critical voltage translation layer between deep-submicron 5nm digital SerDes and high-voltage silicon photonic modulators. This project encompasses the full IC design lifecycle of a 40 GHz Transimpedance Amplifier (TIA) and a 30 GHz Differential Cascode Driver, engineered for 56 GBaud PAM4 data streams. The core novelty lies in exploiting the transit frequencies of SiGe HBTs to deliver a massive 3V peak-to-peak optical drive swing without sacrificing receiver noise floors.

  • Technology Node → IHP SG13G2 (130nm SiGe BiCMOS)
  • Current Status → Phase 1.II – Schematic Capture & AC/Transient Validation (Target Tapeout: Oct 2026)
View on GitHub

Research & literature

Researching the next generation of high-speed analog front-ends and monolithic electronic-photonic architectures.

Industry Perspective

Roadmap on optical communications

This updated roadmap provides a comprehensive, expert-driven blueprint of the current state, emerging challenges, and future technologies shaping the optical communications backbone of the global internet.

DOI →
Process

Monolithic vs hybrid integration

Trade-offs you care about in your thesis or job search.

Link →
Your paper

Your publication title

One-line result. Add conference or journal.

PDF / IEEE →

Beyond the lab

Balance matters — a human footnote.

Hiking

Trails you love, regions, or goals — keeps interviews conversational.

Photography / travel

Optional second interest.

Whatever fits you

Music, climbing, cooking — swap freely.